Difference between revisions of "Paragon"
GerdIsenberg (talk | contribs) |
GerdIsenberg (talk | contribs) |
||
| (One intermediate revision by the same user not shown) | |||
| Line 5: | Line 5: | ||
'''Intel Paragon''',<br/> | '''Intel Paragon''',<br/> | ||
a discontinued series of [https://en.wikipedia.org/wiki/Massively_parallel massively parallel] [https://en.wikipedia.org/wiki/Supercomputer supercomputers] produced by [[Intel]] in the 90s. | a discontinued series of [https://en.wikipedia.org/wiki/Massively_parallel massively parallel] [https://en.wikipedia.org/wiki/Supercomputer supercomputers] produced by [[Intel]] in the 90s. | ||
| − | The Paragon was based | + | The Paragon was based on the Intel [[i860]] [https://en.wikipedia.org/wiki/Reduced_instruction_set_computer RISC] [https://en.wikipedia.org/wiki/Microprocessor microprocessor]. Up to 4096 i860s nodes were connected in a 2D grid <ref>[https://en.wikipedia.org/wiki/Intel_Paragon Intel Paragon from Wikipedia]</ref>. |
=Chess Programs= | =Chess Programs= | ||
| Line 18: | Line 18: | ||
=Publications= | =Publications= | ||
* [https://dblp.uni-trier.de/pid/16/5959.html Rüdiger Esser], [https://dblp.uni-trier.de/pid/65/5440.html Renate Knecht] ('''1993'''). ''[https://link.springer.com/chapter/10.1007/978-3-642-78348-7_13 Intel Paragon XP/S - Architecture and Software Environment]''. [https://link.springer.com/book/10.1007/978-3-642-78348-7 Supercomputer ’93] | * [https://dblp.uni-trier.de/pid/16/5959.html Rüdiger Esser], [https://dblp.uni-trier.de/pid/65/5440.html Renate Knecht] ('''1993'''). ''[https://link.springer.com/chapter/10.1007/978-3-642-78348-7_13 Intel Paragon XP/S - Architecture and Software Environment]''. [https://link.springer.com/book/10.1007/978-3-642-78348-7 Supercomputer ’93] | ||
| + | * [https://elib.uni-stuttgart.de/browse?type=author&value=Miller%2C+Shannon Shannon Miller] ('''1997'''). ''[https://d-nb.info/1031190856/34 Intel Paragon MPP: Getting the Most from All of the Nodes]''. [https://en.wikipedia.org/wiki/University_of_Stuttgart University of Stuttgart] | ||
=External Links= | =External Links= | ||
Latest revision as of 13:46, 15 September 2020
Paragon card [1]
Intel Paragon,
a discontinued series of massively parallel supercomputers produced by Intel in the 90s.
The Paragon was based on the Intel i860 RISC microprocessor. Up to 4096 i860s nodes were connected in a 2D grid [2].
Chess Programs
See also
Publications
- Rüdiger Esser, Renate Knecht (1993). Intel Paragon XP/S - Architecture and Software Environment. Supercomputer ’93
- Shannon Miller (1997). Intel Paragon MPP: Getting the Most from All of the Nodes. University of Stuttgart
External Links
- Intel Paragon from Wikipedia
- The Intel Paragon XP
- Intel Paragon by Ed Thelen
- Intel XP/S 140 Paragon: Sandia National Labs | TOP500
- Launch Video: The Paragon Supercomputer - A Product of Partnership (1992), YouTube Video
References
- ↑ Paragon card, Image by Simpsons contributor, August 28, 2006, Wikimedia Commons
- ↑ Intel Paragon from Wikipedia
