Difference between revisions of "Paragon"

From Chessprogramming wiki
Jump to: navigation, search
Line 18: Line 18:
 
=Publications=
 
=Publications=
 
* [https://dblp.uni-trier.de/pid/16/5959.html Rüdiger Esser], [https://dblp.uni-trier.de/pid/65/5440.html Renate Knecht] ('''1993'''). ''[https://link.springer.com/chapter/10.1007/978-3-642-78348-7_13 Intel Paragon XP/S - Architecture and Software Environment]''. [https://link.springer.com/book/10.1007/978-3-642-78348-7 Supercomputer ’93]
 
* [https://dblp.uni-trier.de/pid/16/5959.html Rüdiger Esser], [https://dblp.uni-trier.de/pid/65/5440.html Renate Knecht] ('''1993'''). ''[https://link.springer.com/chapter/10.1007/978-3-642-78348-7_13 Intel Paragon XP/S - Architecture and Software Environment]''. [https://link.springer.com/book/10.1007/978-3-642-78348-7 Supercomputer ’93]
 +
* [https://elib.uni-stuttgart.de/browse?type=author&value=Miller%2C+Shannon Shannon Miller] ('''1997'''). ''[https://d-nb.info/1031190856/34 Intel Paragon MPP: Getting the Most from All of the Nodes]''. [https://en.wikipedia.org/wiki/University_of_Stuttgart University of Stuttgart]
  
 
=External Links=
 
=External Links=

Revision as of 13:37, 15 September 2020

Home * Hardware * Paragon

Paragon card [1]

Intel Paragon,
a discontinued series of massively parallel supercomputers produced by Intel in the 90s. The Paragon was based n the Intel i860 RISC microprocessor. Up to 4096 i860s nodes were connected in a 2D grid [2].

Chess Programs

See also

Publications

External Links

References

Up one Level