Yi-Fan Ke

From Chessprogramming wiki
Jump to: navigation, search

Home * People * Yi-Fan Ke

Yi-Fan Ke [1]

Yi-Fan Ke,
a Taiwanese computer scientist, electrical engineer, chip designer and director of ASIC project development at Faraday Technology. He holds a Ph.D. from 1996 at National Taiwan University on parallel hardware architecture for accelerating computer chess system [2]. Along with his thesis advisor Tai-Ming Parng, Yi-Fan Ke further introduced the Guard Heuristic, which uses the control of squares to order and prune moves in Chess and Chinese Chess [3].

Selected Publications

[4]

External Links

References

  1. Yi-Fan Ke | LinkedIn
  2. Yi-Fan Ke (1996). A parallel hardware architecture for accelerating computer chess system-平行電腦象棋系統架構之設計及研究. Ph.D. thesis, National Taiwan University
  3. Yi-Fan Ke, Tai-Ming Parng (1993). The Guard Heuristic: Legal Move Ordering with Forward Game-Tree Pruning. ICCA Journal, Vol. 16, No. 2
  4. Yi-Fan Ke | LinkedIn

Up one level