Changes

Jump to: navigation, search

H8

3,089 bytes added, 16:38, 22 August 2018
Created page with "'''Home * Hardware * H8''' FILE:Ic-photo-Hitachi--HD6473238F10--(H8-323-MCU).JPG|border|right|thumb|220px|Hitachi H8/323 <ref>Image by [https://commons.wi..."
'''[[Main Page|Home]] * [[Hardware]] * H8'''

[[FILE:Ic-photo-Hitachi--HD6473238F10--(H8-323-MCU).JPG|border|right|thumb|220px|Hitachi H8/323 <ref>Image by [https://commons.wikimedia.org/wiki/User:ZyMOS ZyMOS], February 28, 2009, [https://en.wikipedia.org/wiki/H8_Family H8 Family from Wikipedia]</ref> ]]

'''H8''',<br/>
a family of 8-bit [https://en.wikipedia.org/wiki/Microcontroller microcontrollers], since the early 1990s developed and made by [https://en.wikipedia.org/wiki/Hitachi Hitachi], in April 2003 transferred to [https://en.wikipedia.org/wiki/Renesas_Electronics Renesas Technology]. The chip consists of a CPU, various [[Memory#ROM|read only]] and [[Memory#RAM|random access]] [[Memory|memory]] variations, including [https://en.wikipedia.org/wiki/Parallel_I/O parallel] and [https://en.wikipedia.org/wiki/Serial_communication serial] [https://en.wikipedia.org/wiki/Input/output I/O]-ports, [https://en.wikipedia.org/wiki/Analog-to-digital_converter AD-converter], and [https://en.wikipedia.org/wiki/Programmable_interval_timer timer]. The controller was used in several [[Dedicated Chess Computers|dedicated chess computers]] of the early 90s.

=Architecture=
The basic architecture of the H8 was influenced by the [[Digital Equipment Corporation|DEC]] [[PDP-11]], with sixteen 8-bit registers (R0H, R0L, ..., R7H, R7L), with some instructons also accessible as eight 16-bit registers (R0 - R7), where R7 is the [https://en.wikipedia.org/wiki/Call_stack#STACK-POINTER stack pointer], 16-bit [https://en.wikipedia.org/wiki/Program_counter program counter], 8-bit condition code register (CCR) and a variety of addressing modes. Opposed to the PDP-11, H8 is a [[Big-endian|big-endian]] machine, since the upper 8 bits of a 16-bit word are stored at the even word address, the lower 8 bits at the odd address. The H8/300 has a [https://en.wiktionary.org/wiki/concise concise] set of 57 [https://en.wikipedia.org/wiki/Reduced_instruction_set_computing RISC]-like instructions, 2 or 4 bytes long <ref>[https://www.classes.cs.uchicago.edu/archive/2006/winter/23000-1/docs/h8300.pdf H8/300 Programming Manual] (pdf)</ref>. Arithmetic, logic, shift and bit manipulation instructions are performed as register-to-register operations, or with immediate data.

=Manuals=
* [http://moss.csc.ncsu.edu/~mueller/rt/mindstorm/h3314.pdf Hitachi Single-Chip Microcomputer H8/3297 Series Hardware Manual] (pdf)
* [https://www.classes.cs.uchicago.edu/archive/2006/winter/23000-1/docs/h8300.pdf H8/300 Programming Manual] (pdf)

=External Links=
* [http://www.renesas.com/products/mpumcu/h8/ H8 Family | Renesas Electronics]
* [https://en.wikipedia.org/wiki/H8_Family H8 Family from Wikipedia]
* [http://www.schach-computer.info/wiki/index.php/H8 H8/330] from [http://www.schach-computer.info/wiki/index.php/Hauptseite_En Schachcomputer.info Wiki] (German)
* [https://gcc.gnu.org/projects/h8300-abi.html H8/300 Application Binary Interface for GCC - GNU Project], [[Free Software Foundation|Free Software Foundation (FSF)]]

=References=
<references />
'''[[Hardware|Up one Level]]'''

Navigation menu