Cray T3D
Revision as of 18:28, 29 June 2018 by GerdIsenberg (talk | contribs) (Created page with "'''Home * Hardware * Cray T3D''' FILE:CRAY-T3D IMG 8980.CR2.jpg|border|right|thumb|Cray T3D <ref>Cray T3D on display at the [https://en.wikipedia.org/wiki...")
Cray T3D [1]
Cray T3D,
Cray Research's first-generation massively parallel supercomputer architecture, launched in 1993. The T3D is a scalable distributed NUMA architecture containing up to 2048 processing element (PE) nodes of 150 MHz DEC Alpha 21064 processor with either 16 or 64 MiB of DRAM interconnected as a 3D torus, so that each processor can access the memory of every other processor. The T3D does not come as a stand-alone system but required a Y-MP as host system [2]. The T3D PEs ran the Microkernel UNICOS Max. In 1995, the T3D was superseded by the Cray T3E.
Chess Programs
See also
Manuals
Publications
- Richard Kessler, Jim Schwarzmeier (1993). Cray T3D: a new dimension for Cray Research. Compcon Spring '93
- Marc-François Baudot, Jean-Christophe Weill, Jean-Luc Seret, Michel Gondran (1995). Frenchess: A Cray T3D at the 8th World Computer Chess Championship. First European Cray-T3D Workshop, CiteSeerX
External Links
- Cray T3D from Wikipedia
- Category:Cray-T3D - Wikimedia Commons
- Cray (brand) from Wikipedia
- Cray, the Supercomputer Company | Cray"
- Cray Super Computers - Cray T3D
- CRI Cray T3D | Computational Information Systems Laboratory
- High Performance Computer Architectures: A Historical Perspective - The CRAY T3D
References
- ↑ Cray T3D on display at the EPFL, Photo by Rama, Cc-by-sa-2.0-fr, Category:Cray-T3D - Wikimedia Commons
- ↑ High Performance Computer Architectures: A Historical Perspective - The CRAY T3D
