25,161
edits
Changes
AVX2
,no edit summary
=See also=
* [[CFish#AVX2 Attacks|CFish - AVX2 Attacks]]
* [[DirGolem]]
* [[NNUE]]
* [[Pigeon]]
* [[SIMD and SWAR Techniques]]
=SIMD=
* [[AltiVec]]
* [[AVX]]
* [[AVX-512]]
* [[BMI2]]
* [[MMX]]
* [[SSE]]
* [[SSE2]]
* [https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf Intel® Architecture Instruction Set Extensions Programming Reference] (pdf)
* [https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf Intel® 64 and IA-32 Architectures Optimization Reference Manual] (pdf)
=Forum Posts=
* [https://stackoverflow.com/questions/30330013/does-hyperthreading-have-trouble-with-avx Does Hyperthreading have trouble with AVX?] by cmylin, [https://en.wikipedia.org/wiki/Stack_Overflow Stack Overflow], May 19, 2015 » [[Thread]]
* [http://www.talkchess.com/forum3/viewtopic.php?t=65466&start=7 Re: Tapered Eval between 4 phases] by [[Youri Matiounine]], [[CCC]], October 16, 2017 » [[Tapered Eval]]
* [http://www.talkchess.com/forum3/viewtopic.php?f=7&t=67432&start=12 Re: Ryzen 2 and BMI2?] by [[Joost Buijs]], [[CCC]], May 18, 2020 » [[AMD]], [[BMI2]]
* [http://www.talkchess.com/forum3/viewtopic.php?f=2&t=75008 AVX2 optimized SF+NNUE and processor temperature] by corres, [[CCC]], September 05, 2020 » [[Stockfish NNUE]]
=External Links=
=References=
<references />
'''[[x86|Up one Level]]'''
